IN THE CLAIMS

1. (Currently Amended) A signal generator circuit comprising:

a spreading profile controller adapted to calculate, in real time, a <u>sequence of divisor values</u> in accordance with a spreading profile characterized by a function; and

a fractional divider dividing an output signal of the signal generator circuit by the each of the divisor values in the sequence;

wherein the signal generator is adapted to adjust, based on the divided output signal and a reference signal, a frequency of the output signal of the signal generator circuit; and

wherein the spreading profile controller is adapted to calculate one or more new divisor values in accordance with the spreading profile, and

wherein the spreading profile controller calculates each of the one or more new divisor values in the sequence so as to vary the frequency of the output signal of the signal generator circuit in accordance with the spreading profile, and wherein the output signal of the signal generator circuit is generated without discontinuities in the varied frequency.

- 2. (Currently Amended) The <u>signal generator circuit invention</u> as recited in claim 1, wherein the spreading profile controller varies the frequency of the output signal so as to switch the frequency from a first value to a second value without an observed discontinuity.
 - 3. (Currently Amended) The <u>signal generator circuit invention</u>-as recited in claim 2, wherein the spreading profile is a triangular profile.
 - 4. (Currently Amended) The <u>signal generator circuit invention</u> as recited in claim 3, wherein the spreading profile controller <u>ealculates the new divisor value bycomprises</u>:

(1) first means for testing whether the spreading profile is up spreading or down spreading;

if the spreading profile is up spreading, then

(2) second means for adding a slope value to the a current divisor value to generate the a subsequent new divisor value if the spreading profile is up spreading; and if the spreading profile is down spreading, then

Serial No.: 10/644,362 Paist 1-1: (992.1100)

(3)third means for subtracting the slope value from the <u>current</u> divisor <u>value</u> to generate the new-subsequent divisor value if the spreading profile is down spreading.

- 5. (Currently Amended) The <u>signal generator circuit invention</u> as recited in claim 1, wherein the spreading profile controller receives a signal indicating whether spreading is enabled and, if spreading is not enabled, suspends calculating divisor values.
- 6. (Currently Amended) The <u>signal generator circuit invention</u> as recited in claim 1, wherein the fractional divider is <u>adapted to implement</u> a <u>fractional phase</u> accumulation <u>method</u> fractional divider.
- 7. (Currently Amended) The <u>signal generator circuit invention</u> as recited in claim 6, wherein the <u>phase accumulation</u> fractional divider comprises:

an accumulator storing the <u>a current</u> divisor value <u>in the sequence</u> as an integer component and as a fractional component; and

a counter adapted to divide the output signal by the integer component,

wherein the counter selects, as the divided output signal, a phase of the counter based on the fractional component.

- 8. (Currently Amended) The <u>signal generator circuit invention</u> as recited in claim 7, wherein the <u>phase accumulation</u> fractional divider comprises a combiner adapted to update the integer component and the fractional component based on <u>the new a subsequent</u> divisor value.
- 9. (Currently Amended) The <u>signal generator circuit invention</u> as recited in claim 1, wherein the spreading profile is one of a plurality of spreading profiles, and the spreading profile controller is adapted to select one of the plurality of spreading profiles.
- 10. (Currently Amended) The <u>signal generator circuit invention</u>-as recited in claim 1, wherein the signal generator is either a phase-locked loop (PLL) or a delay-locked loop (DLL).
 - 11. (Original) A method of implementing a signal generator comprising the steps of:
- (a) calculating a divisor value in real time in accordance with a spreading profile characterized by a function;
 - (b) dividing an output signal of the signal generator by the divisor value;

Serial No.: 10/644,362 4 Paist 1-1: (992.1100)

- (c) adjusting, based on the divided output signal and a reference signal, a frequency of the output signal of the signal generator;
 - (d) calculating a new divisor value in accordance with a spreading profile; and
- (e) repeating steps (a) through (d) so as to vary the frequency of the output signal of the signal generator in accordance with the spreading profile without discontinuities in the slewed frequency.
- 12. (Currently Amended) The <u>method invention</u> as recited in claim 11, wherein step (e) further comprises the step of:

varying the frequency of the output signal so as to switch the frequency from a first value to a second value without an observed discontinuity.

- 13. (Currently Amended) The <u>method invention</u>-as recited in claim 11, wherein the spreading profile is a triangular profile.
- 14. (Currently Amended) The <u>method invention</u> as recited in claim 13, wherein step (d) calculates the new divisor value by the steps of:
- (d1) testing whether the spreading profile is up spreading or down spreading; if the spreading profile is up spreading, then
- (d2) adding a slope value to the divisor to generate the new divisor; and if the spreading profile is down spreading, then
 - (d3) subtracting the slope value from the divisor to generate the new divisor.
- 15. (Currently Amended) The <u>method invention</u> as recited in claim 11, further comprising the step of testing whether spreading is enabled and, if spreading is enabled, performing steps (a) through (e) and, if spreading is not enabled, suspending steps (a) through (e).
- 16. (Currently Amended) The <u>method invention</u> as recited in claim 11, wherein, for step (b), the dividing step includes the step of implementing a fractional accumulation method.
- 17. (Currently Amended) The <u>method invention</u> as recited in claim 16, wherein the fractional accumulation method step comprises the steps of:
 - (b1) separating the divisor value into an integer component and a fractional component;

Serial No.: 10/644,362 5 Paist 1-1: (992.1100)

- (b2) dividing, with a counter, the output signal by the integer component; and
- (b3) selecting, as the divided output signal, a phase of the counter based on the fractional component.
- 18. (Currently Amended) The <u>method invention</u> as recited in claim 17, wherein, for step (d), the integer component and the fractional component are updated based on the new divisor value.
- 19. (Currently Amended) The <u>method invention</u>-as recited in claim 11, wherein, for step (a), the spreading profile is one of a plurality of spreading profiles, and step (a) further comprises the step of selecting one of the plurality of spreading profiles.
- 20. (Currently Amended) The <u>method invention</u>-as recited in claim 11, wherein the method implements a signal generator as either a phase-locked loop (PLL) or a delay-locked loop (DLL).

Serial No.: 10/644,362 Paist 1-1: (992.1100)